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Abstract—Heterogeneous 3D System-on-Chips (3D SoCs) are
the most promising design paradigm to combine sensing and
computing within a single chip. A special characteristic of
communication networks in heterogeneous 3D SoCs is the varying
latency and throughput in each layer. As shown in this work,
this variance drastically degrades the network performance. We
contribute a co-design of routing algorithms and router microar-
chitecture that allows to overcome these performance limitations.
We analyze the challenges of heterogeneity: Technology-aware
models are proposed for communication and thereby identify
layers in which packets are transmitted slower. The communica-
tion models are precise for latency and throughput under zero
load. The technology model has an area error and a timing
error of less than 7.4% for various commercial technologies
from 90 to 28 nm. Second, we demonstrate how to overcome
limitations of heterogeneity by proposing two novel routing
algorithms called Z+(XY)Z- and ZXYZ that enhance latency by
up to 6.5× compared to conventional dimension order routing.
Furthermore, we propose a high vertical-throughput router
microarchitecture that is adjusted to the routing algorithms and
that fully overcomes the limitations of slower layers. We achieve
an increased throughput of 2 to 4× compared to a conventional
router. Thereby, the dynamic power of routers is reduced by up
to 41.1% and we achieve improved flit latency of up to 2.26×
at small total router area costs between 2.1% and 10.4% for
realistic technologies and application scenarios.
Index Terms—3D integrated circuits, Network on chip, hetero-
geneous integration, monolithic stacking
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I. INTRODUCTION
3D integration is one of the most promising paradigms to
meet the perpetual demand for chips with higher performance,
less power consumption and reduced area [1]. Therefore,
many designs and architectures have been proposed: 3D-
integrated DRAM subsystems, 3D-FPGAs [2], [3], and even
3D-Vision Systems-on-Chip (3D VSoC) with stacked sensors
[4]. Recently, Intel introduced "Lakefield", in which Foveros
3D technology is used to stack multicore processors, FPGAs
and DRAM [5]. Other manufactures such as Xilinx are also
targeting 3D integration [6]. Ultimately, stacking dies even
tackles fundamental limits of computation by asymptotically
reducing computation time from t to t0.75 [7]. All these works
impressively demonstrate the advantages of 3D integration that
are even exploited in commercial applications.
Despite the aforementioned incremental advancements, 3D
integration enables one game-changing key innovation: It
allows for heterogeneous integration, in which dies in disparate
technologies, i.e. analog, mixed-signal, memory and logic are
stacked. As stated in [8], this is "the ultimate goal of 3D
integration" because it allows to align the requirements of
components with the technology characteristics of their die.
This is advantageous for applications, in which components
with different requirements are integrated to a single SoC: [9]
introduces an architecture for Internet of Things (IoT) stacking
wireless sensors, RF communication, data processing and en-
ergy scavenging. In high-performance processors, interleaving
of dedicated dies with either memory or processing increases
performance [10], with exemplary designs [11], [12], [13],
[14]. Especially, vision applications can profit of heterogene-
ity: 3D VSoCs [4] combining image sensing, mixed-signal
conversion and digital image processing. Thus, VSoCs demand
heterogeneous integration, intrinsically. In recent research, a
SoC is proposed for self-driving cars that realizes up to 10,000
frame per second [15]. Going further, the mixed-signal layers
can implement analog accelerators, for instance to calculate
a cellular neural network [16]. Such accelerators have been
implemented in 180 nm [17] and 130 nm [18] CMOS technol-
ogy. To summarize, heterogeneous integration enables to build
novel and more efficient systems in previously challenging
application areas.
To unleash the full potential of 3D integration, the used in-
terconnection architectures must offer very good PPA (power,
performance, area). In general, there are two approaches to
distribute interconnects in the third dimension: First, the com-
ponents of the interconnect architecture can be distributed in
3D. For instance, [19] enables packet transmission in vertically
partially connected 3D NoCs using elevator-first routing. [14]
presents a NoC that connects cores for a neural network using
TSVs. Also, works on inductive coupling have been made
[20]. Second, the components of the interconnect itself can
be split-up over layers and be distributed. For instance, MIRA
[21] is such a 3D stacked router that achieves up to 51%
latency improvement for synthetic workloads. While all these
works are well-suited for interconnects on homogeneous 3D
integration, they do not explicitly account for varying integra-
tion properties within the interconnect from heterogeneous 3D
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Fig. 1: Challenges for heterogeneous interconnection architectures.
integration.
Since the integration properties of any interconnect will
differ if it spans multiple heterogeneous layers of a chip,
heterogeneous 3D interconnects must account for this property.
There are two main integration issues as illustratively shown in
Fig. 1: First, the components of an interconnection architecture
are not purely synchronous, since logic in digital nodes can be
clocked faster than in mixed-signal nodes; the clock deviation
can be by a magnitude and not only a small deviation.
Second, the feature size of (identical) components differs with
technology. Traditional router architectures cannot be applied,
because these cannot cope with different clock speeds or
yield unbearable costs in mixed-signal layers. This will be
discussed in Sec. II in detail. Because of the aforementioned
two arguments, novel models, architectures and concepts are
required: For instance, [22] proposes TSV power models that
account for heterogeneity and low-power coding with less
than 1% error compared to bit-level accurate simulations. In
another example, in ref. [23] input buffer distributions among
layers are evaluated with area saving between 8.3% and 28%
and power savings between 5.4% and 15%. More significant
improvements are required, which also improve performance.
In particular, latency and throughput in heterogeneous 3D
interconnects vary per layer due to different clocks and router
count. These severe effects of heterogeneity were, previously
to this work, unconsidered for heterogeneous 3D intercon-
nects.
The aforementioned influence of heterogeneity on intercon-
nects requires a novel approach that simultaneously considers
routing strategies and architectures; in a separate design, the
full potential of the interconnect cannot be unleashed since
either throughput or latency are limited. Therefore, this paper
provides the following specific contributions:
Contribution 1: We introduce models for network through-
put and latency; and we thereby show that
heterogeneity drastically degrades network
performance.
Contribution 2: We contribute two new principles for routing
and two concrete routing algorithms reducing
latency. The algorithms exploit the variation
in communication speed between layers.
Contribution 3: We propose a novel co-designed router and
routing strategies that tackles throughput,
which is limited by the slowest router in a
packet’s path. The router architecture and the
used simulation tools to generate results are
published open-source.
By these contributions, we tackle throughput and latency
limitations in heterogeneous interconnects by an integrated
approach. The source code of the simulation tool and the router
architecture are available at [24].
The work is structured as follows: We discuss limitations
of related approaches for heterogeneous 3D SoCs (Sec. II).
To quantify the effects of heterogeneity, we propose a model
for technology (Sec. III) and communication (Sec. IV). We
thereby show a drastically negative impact on the network
performance due to slower packet provision (Sec. V). Based
on these findings, we contribute two novel routing algorithms
to overcome this issue by improving the latency (Sec. VI).
Further, we propose a router architecture adopted to these
routing algorithms, which fully nullifies the negative influence
of heterogeneity and improves network throughput (Sec. VII).
Finally, we present the accuracy of our models and that
latency, throughput and dynamic power are improved at
minor hardware costs (Sec. VIII). In this section, we also
present a comprehensive case study for a realistic system that
demonstrates positive effects of our approach under practical
conditions including congestion. We thereby discuss in Sec. IX
all relevant aspects of routing in NoCs for heterogeneous 3D
SoCs and contribute that, solely, a co-design of algorithms and
architectures allows for efficient heterogeneous 3D intercon-
nects.
II. RELATED WORK
As already stated in the introduction, we discuss here why
existing 3D interconnects are not considering heterogeneity
sufficiently. Therefore, we focus on three individual topics
that are also covered by this work: First, we highlight the
differentiating aspects of our models for communication in
heterogeneous 3D interconnects in comparison to other mod-
els. Second, we turn the spotlight to routing and we discuss
related approaches in 3D systems. Third, we consider exist-
ing architectures for 3D interconnects. Finally, we combine
the approaches and argue, why these existing methods and
architectures are not well-applicable to build heterogeneous
3D interconnects.
Modeling properties of both technology and communication
in interconnects is a well-established research topic with a
wide range of works. There are many works on 3D NoCs
modeling performance (e.g. [25]) or power and area (e.g. [26]).
The majority of the performance models can be applied only
under zero load because non-dynamic behavior is easier to
model. For instance, in [27], a performance model is proposed
with focus on Quality of Service (QoS). It assumes constant
service time and purely synchronous routers. This cannot be
applied to heterogeneous 3D interconnects, as those are not
purely synchronous. [28] models average latency, throughput
and network characteristics without QoS guarantees. Again,
this model cannot be applied for heterogeneity, because the
model assumes one globally synchronized clock. In a similar
approach, [29] models performance and power of NoCs with
wormhole routers. Again, only homogeneous router architec-
tures and technologies are covered. In a more sophisticated
3approach, the dynamic properties, namely load and congestion,
are covered by some works, as well, e.g. [30], [25]. A com-
mon approach is the use of queueing models [25], in which
the dynamic behavior is summarized by network statistics.
Although there has been considerable effort to analytically
model the behavior of interconnection networks, there is an
urgent need for models for heterogeneous 3D interconnects as
their properties, especially differences in clock speeds within
a network, have not been considered sufficiently so far.
Routing for 3D interconnects is, just as models, a very
common field, as well. The most traditional approach is
the extension of strategies from 2D by one dimension. For
instance, dimension-ordered routing can be directly used in
3D, which has already been done over a decade ago [31].
Since then, many improvements have been proposed: DyXYZ
[32] is a fully adaptive routing considering congestion in
3D. Elevator-first routing [19] enables packet transmission in
vertically partially connected 3D NoCs. LA-XYZ [33] uses
look-ahead strategies to improve latency and throughput by
approximately 45% and while reducing power by 15.9%.
Furthermore, fault-tolerance can be implemented, as well [34].
Despite the large number of papers in this area, none of these
works target heterogeneous 3D interconnects, in which the
transmission speed is not only impeded by congestion but also
and more fundamentally by the used technology nodes.
Architectures for 3D interconnects have also been re-
searched for many years. These solutions manly target per-
formance increases: Ref. [31] was one of the first routers for
3D systems. Extending standard architectures, [35] proposes
express virtual channels (EVC) which combine conventional
full-swing, short-range wires and low-swing, multi-drop wires,
achieving 25% latency reductions. This ultimately lead to
the single-cycle NoC router SMART [36] with 60% latency
savings. Rather popular is MIRA [21], which was the first
3D-stacked router. All router components, except central ar-
bitration, are sliced in logical-equal parts and are distributed.
Thereby, up to 51% latency improvement for synthetic work-
loads are achieved. For heterogeneous 3D integration, archi-
tectures for not-purely synchronous communication are highly
relevant. There exist only a limited number of works: Ref. [37]
proposes a router architectures which is limited by the slower
clock frequency for packets traveling along the asynchronous
path. However, enabling asynchronous communication be-
tween routers is not a common topic due to its large overhead
and limited practical relevance in homogeneous 3D systems.
The limitations of non-purely synchronous communication
between routers as intrinsically found in heterogeneous 3D
interconnects is a key for their integration and, therefore, is
one of the key contributions of this publication.
To summarize our discussion of the related work, none of
the aforementioned works target the special requirements of
heterogeneous 3D integration. In terms of models, there exist
no well-known works on latency and throughput for hetero-
geneous 3D interconnects. The majority of routing algorithms
for 3D interconnects do not consider performance differences
between routers due to varying technology nodes; yet, this
effect is significant as we will show in this work. The works
on architectures for 3D interconnects assume synchronous
routers; yet, routers in heterogeneous 3D systems are not
clocked purely synchronous, as this paper also will show.
However, works on asynchronous routers do not target to in-
crease the vertical link bandwidth to bridge the throughput gap
posed by heterogeneity. Rather, they decrease the bandwidth to
increase yield from TSV manufacturing, e.g. by serialization
[38]. This is orthogonal to our targets and therefore, these
approach cannot be used. Also, distributed architectures such
as MIRA cannot be applied to heterogeneous 3D SoCs: First,
processing elements would need to be equally distributed
among all layers, but are actually located in that layer best
suited for their technological requirements. Second, router
delay is limited by the slowest layer and router area is
dominated by the most expensive layer. To the best of our
knowledge, there are no related works which consider the
relationship between routing algorithms and architectures but
this topic is very relevant in heterogeneous 3D SoCs due to
latency and throughput limitations. Therefore, we see an urgent
need to tackle these issues in one integrated design approach:
Efficient heterogeneous 3D interconnects are only possible by
means of a simultaneous design of routing algorithms and
architectures, as demonstrated by this paper.
III. MODELING TECHNOLOGY HETEROGENEITY IN 3D
INTERCONNECTS
Heterogeneity influences every metric of the interconnect
and we model the influence on area and timing, which are
most relevant. The model accounts for any type of commercial
technology and any feature size. We do not model power due
to the diverse influence parameters; e.g. data transmitted vastly
influence power consumption of links, which is hard to model
a priori without simulations [39].
We start this section by our technological assumptions for
the models. We model an interconnect with NoC routers verti-
cally connected via vertical interconnects. These interconnects
can either monolithic inter-tier vias (MIVs) or trans-silicon
vias (TSVs) due to their high interconnection density. We use
the following model assumptions:
1) The delay of a vertical interconnect is negligibly small, in
comparison to horizontal and logic delay. The reason lies
therein that vertical interconnects have a constant length
of 50 µm due to substrate thickness [40].
2) We neglect modeling area of vertical interconnects be-
cause MIVs nearly have no overhead and TSVs have a
constant one.
3) Vertically connected routers must not be located at the
same physical 2D position (in their layer). Vertical links
and routers can be horizontally connected via redistri-
bution. This variability is limited by the link delay. We
model this by conversion of router locations to router
addresses.
4) We show advantages of our approach in terms of power
using simulations only. We do not model the different
power properties of horizontal and vertical interconnects
as this is a complex topic on its own. For models we
kindly refer to [22], [41].
5) We model synchronous routers within layers and not
purely synchronous routers between layers, following
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a GALS approach (globally asynchronous, locally syn-
chronous). This is reasoned as follows: Heterogeneous
3D interconnects will be in non-purely synchronous set-
tings, since components in disparate technologies are
potentially clocked at varying speeds and the slowest,
synchronous clock wastes performance. Routers within
layers, however, are in the same technology and therefore
are clocked synchronous.
To summarize, the chosen assumptions are the most common
integration principles for 3D interconnects and therefore are a
reasonable choice.
Before introducing our models, we explain our notations
and definitions: We consider a chip with ` layers and their
index set [`] = {1, . . . , `}. We assume n-m-mesh topologies
of NoCs per layer. The feature size of the technology nodes
of layers, measured in [nm], is given by τ : [`]→ N. We call
a chip layer with index ι »more advanced node« than a layer
with index ξ if τ(ι) < τ(ξ) (for easy notation). We define:
Definition 1 (Relative technology scaling factor). Let ξ and ι
be the indexes of layers with technologies τ(ξ) and τ(ι) and
with τ(ξ) > τ(ι). The relative technology scaling factor Ξ is:
Ξ(ξ, ι) :=
τ(ξ)
τ(ι)
(1)
A. Area model
The area, which the communication infrastructure in a layer
requires, is influenced by two major factors: The size of an
individual router and the number of routers. The effect of both
factors is encapsulated into an abstract model. It covers the
influence of technology nodes, constraints of synthesis tools
and router architectures.
1) Area of routers: Routers in layers in mixed-signal nodes
are disproportionately expensive: While routers still will con-
sist of conventional digital circuits, the technology node, e.g.
mixed-signal technology, impacts on the size of routing com-
putation, crossbars and buffers, affecting bot combinational
and sequential logic. The overall area consists of logic, for
which it is commonly known that it reduces its size (ideally)
quadratically for more advanced nodes, and the remainder
(e.g. power supply) that does not scale approximately and
therefore remains constant for different nodes. This is shown
illustratively in Fig. 2. These considerations yield an area
model of the form αˆ + ας2, in which αˆ is the constant part
(i.e. the non-scaling part), α is an non-ideality factor (i.e. the
deviation of the ideally quadratically scaling parts), and ς is
the feature size. By this model we define the area scaling factor
as the difference between baseline technology, i.e. the largest
node, and any target technology:
Definition 2 (Area scaling factor). Let ξ and ι be the indices
of two chip layers with technologies τ(ξ) and τ(ι) and with
technology difference Ξ(ξ, ι). The area scaling factor sf :
(R)→ R is given by:
sf (Ξ) :=
α+ αˆ
α
Ξ2 + αˆ
(2)
The model assumes that the chip area is normalized to one
area unit. The non-ideality factor α denotes, how well the
technology scales quadratically. The base technology area
offset αˆ is dominated by components which do not scale.
Both must be evaluated for the used set of technology nodes.
Therefore, a small circuit with typical properties is synthesized,
such as a basic router model (see Sec. VIII-A). Then, the
parameters can be estimated using function fitting. In an ideal
setting, α = 1 and αˆ = 0. As an example, we consider two
layers implemented in an ideal theoretical τ(1) = 45 nm and
τ(2) = 14 nm technology. The technology scaling factor is
sf (Ξ(45, 14)) = 10.2. Between 28 nm and 45 nm nodes it is
sf (Ξ(45, 28)) = 2.58.
2) Number of routers: The different technology nodes
influence not only the size of routers, but also their number
per layer. The scaling factor sf can also be applied here
to approximate a lower bound for the number of additional
routers that can be implemented in a more advanced node. In
that manner, we model a constant-area NoC per layer, which
might not always be the most common integration approach
(cf. our case study in Sec. VIII-E). If the area has been non-
constant, the router count in faster layers would be reduced.
Thus, the model underestimates advantages of our approach
and therefore is valid, still.
B. Timing model
The transmission time of packets is determined by the
individual timing of each router and the network topology.
We model both characteristics; We consider clock delay of
individual routers first and then deduct the propagation speed
of packets traversing multiple routers.
1) Clock delays: Routers in layers in mixed-signal nodes
are potentially slower clocked whilst routers in the more
advanced, digital technologies are clocked faster. The ratio, at
which the clock delay in different technology nodes scales, is
given by the clock scaling factor. There are two effects which
influence the clock delay. It is larger than the interconnect
delay for large technology nodes; it reduces with node scaling.
Interconnect delay does not scale and therefore poses a limit
for small nodes. Also, power constrains the maximum achiev-
able clock frequencies. Therefore, the clock scaling factor is
modeled by fitting a sigmoid function. Please note that this is
an empirical and not a physical model. It has a high accuracy
of the fit as shown in in Sec. VIII-A. If another (empirical
or physical) model with similar accuracy is used, the results
presented in this paper will not change.
Definition 3 (Clock scaling factor). Let ξ and ι be the indices
of two chip layers with technologies τ(ξ) and τ(ι), with
τ(ξ) > τ(ι) and with a relative technology scaling factor
Ξ(ξ, ι). Let cb be the base clock delay of the layer with index
ξ and cc be the minimum achievable clock delay. Let β be the
5maximum speedup achievable: β := cb/cc. The clock scaling
factor cf : (R)→ R is given by:
cf (Ξ) :=
β
1 + βˆ exp
(
−β˜ (Ξ− β¯)) (3)
The function converges to the maximum achievable speedup
β. The other parameters must be set by fitting the function to
a set of synthesis results (see Sec. VIII-A).
IV. MODELING NOC COMMUNICATION IN
HETEROGENEOUS 3D SOCS
We model the horizontal and vertical communication sep-
arately, since different factors are relevant: Communication
within a layer is synchronous while communication between
layers is not always. Our models calculate latency, throughput
and transmission speed under zero load.
A. Horizontal communication
The speed at which a packet is transmitted horizontally, at
zero load, is called propagation speed. The propagation speed
differs with technology nodes, since the number of routers and
the clock frequency of routers differ between layers. Within
a layer, routers are synchronous. The propagation speed of a
packet within a layer is given by the distance traveled divided
by the packet latency. We measure the distance that packets
travel. All possible positions of routers in a 3D SoC are given
by the set P = R × R × [`]. The x- and y-coordinates are
measured in [m]1. We use the notation that the symbols px, py
and pz denote the components of each position p ∈ P . Further,
packets have a payload, which is modeled by the number of
flits transmitted l ∈ L = N. Together, the set of packets is
given by D = P × P × L. Packets are transmitted from a
current (source) position to a destination position. (Please note,
that the current position refers to the location of the packet
during transmission. This position changes over time and does
not refer to the position the packet was initially injected at
into the network.) This yields the definition of the horizontal
transmission distance:
Definition 4 (Horizontal transmission distance). Let pi be a
packet with pi = (p1, p2, l), with source node p1, destination
node p2 and length l. The horizontal transmission distance
s(pi) is defined as the distance between source and destination
positions in x- and y- dimension:
s(pi) = ‖(p1,x, p1,y)− (p2,x, p2,y)‖ (4)
For example the distance between source and destination
position in x- and y-dimension of a packet pi = (p1, p2, l) is
calculated by s(pi) := ‖(p1,x, p1,y)− (p2,x, p2,y)‖1 in a mesh
topology. The norm ‖·‖1 denotes the Manhattan norm (‖p‖1 =∑n
i=1 pn for p ∈ Rn).
The latency of a packet is calculated by the cumulative
latency each router adds along the path. Each router requires
δ(ξ) clock cycles to process the head flit in the layer ξ ∈ [`].
Thereafter, one flit is transmitted each clock cycle until end
1“measured in [. . . ]” refers to SI-units; “[`]” to the set {1, . . . , `}.
of packet. A single router finishes the transmission of a single
packet with l flits after δ(ξ) + l cycles. The constant ρ(ξ) is
defined as the average distance between routers in the layer
ξ. Hence, a packet traverses s(pi)/ρ(ξ) + 1 routers including
the destination router. This is illustrated for an example in
Fig. 3, in which two consecutive packets are transmitted.
In the example, routers have a head delay of δ = 3 and
pipelining χ = 2. These considerations yield the following
model for horizontal packet head latency that is accurate under
assumption of zero load by construction.
Definition 5 (Horizontal packet head latency under zero load).
Let pi be a packet with pi = (p1, p2, l) and ξ ∈ [`] a layer.
The average distance between routers in the layer ξ is ρ(ξ),
measured in [nm], and the delay for processing head flits per
router is δ(ξ). The clock delay of routers is clk(ξ), measured
in [s]. The horizontal packet head latency under zero load,
measured in [s], in layer ξ is
∆H(pi, ξ) =
(
s(pi)
ρ(ξ)
+ 1
)
δ(ξ)clk(ξ). (5)
As given in Definition 4, the horizontal transmission distance
is measured in [nm], but not in number of hops. Since the hor-
izontal packet head latency is calculated from the number of
hops passed by a packet, the horizontal transmission distance
is multiplied with the average distance between routers. This
yields the number of routers passed. We use average numbers,
as routers will not be spaced evenly if the size of processing
elements varies. Furthermore, please note, that this model is
accurate under zero load by construction. We verified this
using simulations, as shown in Sec. VIII-A (Figs. 19 and 20).
Definition 6 (Horizontal router throughput). Let pi be a packet
with pi = (p1, p2, l) and ξ ∈ [`] a layer. The delay for
processing head flits per router is δ(ξ). The router is pipelined
with χ(ξ) ∈ [0, δ(ξ)] steps. The clock delay of routers is clk(ξ),
measured in [s]. The horizontal router throughput, measured
in [flits/s], is given by the number of flits that a router can
pass in a period of time:
∆ˆH(pi, ξ) =
l
(l + δ(ξ)− χ(ξ)) clk(ξ) (6)
B. Vertical communication
Only vertical communication is effected by varying clock
speeds. We model a non-purely synchronous communication,
which allows to model different router and link architectures,
such as the mesosynchronous proposed in Sec. VII.
Definition 7 (Vertical packet head latency under zero load).
Let pi be a packet with pi = (p1, p2, l) and ξ and λ ∈ [`] layers
with p1z = ξ and p2z = λ. Without loss of generality, assume
that ξ ≤ λ. The clock delay of routers is clk(i) for all layers
i ∈ [`], measured in [s]. The vertical packet head latency
under zero load (downwards), measured in [s], is given by
the delay each router adds during head flit processing
∆↓V (pi, ξ, λ) =
λ∑
i=ξ
δ(i)clk(i). (7)
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Fig. 3: Exemplary horizontal communication of two consecutive packets (orange, green).
The vertical packet head latency under zero load (upwards),
measured in [s], is given by the delay each router adds during
head flit processing plus a clock cycle for synchronization. This
occurs only once during the path of the packet, since only two
types of technology nodes are combined. The slower clock
frequency dominates. This is illustrated in Fig. 4 following
the dashed thick arrow for the transmission of the head flit.
In the Figure, the example uses routers in two layers, clocked
at a frequency of 1 and of 1/2. All routers have δ = 0 and
pipelining χ = 0.
∆↑V (pi, ξ, λ) =
ξ∑
i=λ
δ(i)clk(i) + clk(ξ). (8)
Please note, that this model, again, is accurate under zero
load by construction, (cf. Sec. VIII-A).
Definition 8 (Vertical router throughput). Let pi be a packet
with pi = (p1, p2, l) and ξ and λ ∈ [`] layers with p1z = ξ
and p2z = λ. Without loss of generality, assume that ξ ≤ λ.
Routers are pipelined with χ(i) ∈ [0, δ(ξ)] steps in each layer
i ∈ [`]. The clock delay of routers is clk(i), measured in [s].
The vertical router throughput, measured in [flits/s], is given
by the slowest router:
∆ˆV (pi, ξ, λ) = min
i∈[ξ,...,λ]
{
∆ˆ(pi, i)
}
(9)
Long delays for processing a head flit are not relevant in the
case of pipelining. Fig. 4 demonstrates that the slowest clock
dominates the throughput of the transmission for asynchronous
chips using an exemplary two-layer chip with routers clocked
at a frequency of 1 and of 1/2.
V. INTEGRATION ISSUES FOR HETEROGENEOUS 3D
INTERCONNECTS
Limitations of heterogeneous 3D interconnects are a result
of different transmission speeds in varying technologies as
found in Definitions 2 and 3. This can be overcome by
routing algorithms to achieve latency reductions. Routers are
not purely synchronous, which will influence the throughput of
routers along the packet’s path, if it traverses multiple layers.
This can be overcome by router architectures with increased
throughput. Only simultaneous consideration of latency and
throughput enables development of efficient interconnects,
which impressively demonstrates the essential need for a
co-design of routing strategies and router architectures in
heterogeneous 3D SoCs.
A. Tackling latency limitations via novel routing strategies
This publication answers whether communication via cer-
tain layers in heterogeneous 3D SoCs is faster, depending on
the technology constraints, which can be exploited by routing
algorithms. Intuitively, the first guess is that more advanced
technology nodes are faster: routers certainly have a faster
clock frequency. But there is a powerful adversary: the size of
individual routers shrinks with better technology nodes. Thus
more routers are located along the path of packet which add
delay. To give a comprehensive answer, the proposed area and
the proposed timing model must be considered simultaneously.
Using Eq. 4 and Eq. 5, and derivation, yield the propagation
speed of a packet under zero load.
Definition 9 (Propagation speed). Let ξ ∈ [`] be a layer. The
propagation speed in layer ξ is
ω(ξ) =
ρ(ξ)
δ(ξ)clk(ξ)
(10)
measured in [m/s]. It can be obtained by considering any
packet pi with pi = (p1, p2, l) with distance s(pi). The speed is
distance per time, i.e. ω(ξ) = s(pi)∆H(pi,ξ) .
The propagation speed ω is shown in Fig. 5 for commercial
130 nm mixed-signal and 90 nm – 28 nm digital technology,
using the synthesis results for our NoC router with a head flit
delay of δ = 3 and a 2×2 NoC in the mixed-signal layer.
This yields a horizontal transmission speed improvement of
between 2.7× and 4.3×, comparing mixed-signal and digital
technologies. We see that the more powerful adversary which
dominates is the clock scaling, whose influence is stronger
than the effect of area scaling. To show the effect for other
technology nodes, we fit the proposed models to the data
(see Sec. VIII-A). The results are shown in Fig. 5, as well.
The models can be used to predict the propagation speed for
technology nodes below 28 nm. This demonstrates potentials
of our approach for more modern technologies, but we do not
use this for the further evaluation, since it is predictive. The
performance speed improvement is between 5.1× and 3.3×.
It is lower for more modern technologies due to limits posed
by clock frequency scaling. Thus, clock frequency scaling
remains dominant over area scaling, yet its advantages decline;
Routing algorithms utilizing this are proposed in Sec. VI.
B. Tackling throughput limitations via novel router architec-
tures
We consider the influence of heterogeneity on throughput.
Let’s consider, for sake of simplicity, only packets with length
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Fig. 5: Propagation speed ω using a three-cycle router.
l. Then, according to Eq. 6, the throughput of horizontal
communication is ∆ˆH = 1clk(ξ) : it is determined by the layer’s
clock frequency. If communication spans layers in another
technology (i.e. with another clock frequency), Eq. 9 yields
the vertical throughput:
∆ˆ(pi, λ) = min{∆ˆV (pi, ξ, λ), ∆ˆ(pi, λ)}
=∆ˆV (pi, ξ, λ) ≤ 1clk(ξ)
(11)
We have thereby shown that the throughput of packets which
spans heterogeneous layers is determined by the slowest
clock frequency: the chain is only as strong as its weakest
link. This effect poses a universal limitation to routing in
heterogeneous 3D SoCs: communication may not span slower
clocked layers if high throughput is required. This issue cannot
be circumvented by routing algorithms, since the only viable
option is to avoid slower layers, which is impossible for a
packet to and from this layer. This has two consequences:
First, horizontal transmission in slower layers must be reduced
to a minimum. Second, if a packet originates from a slow
layer or is designated to a slow layer, the effects of their
slow clock frequency must be minimized. This can only
be achieved by novel router architectures; We propose an
exemplary implementation in Sec. VII.
VI. TACKLING LATENCY VIA ROUTING STRATEGIES
In this section, routing strategies for heterogeneous 3D in-
terconnects are developed. We start by abstracting the findings
of our models into principles in Sec. VI-A. Next, we shorty
introduce some technical preliminary considerations for our
setting in Sec. VI-B. Finally, we can develop our routing
strategies based on the principles in Secs. VI-C and VI-D. The
validity of the routing strategies is explained in Sec. VI-E by
proving deadlock and livelock freedom.
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Fig. 6: "Stay in faster layers!": The green paths are faster than the
orange paths.
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Fig. 7: "Go through faster layers!": The green path from R 1 to R 2
is longer yet faster than the orange path.
A. Principles for routing in heterogeneous 3D interconnects
The potentials as discussed in Sec. V reveal that trans-
mission through different layers can yield a performance
advantage which is unique to heterogeneous 3D interconnects.
This can be exploited by the following two paradigms for
routing strategies:
– "Stay in faster layers!": Packets should stay as long
as possible in layers which provide higher propagation
speeds. An example is shown in Fig. 6. The sectional
drawing of a two-layered chip is depicted. The layers
are in MS and digital technology with sf = 4. Usually,
the data transmitted from routers R 1 to R 2 stay in the
upper layer until reaching the router above R 2 (depicted
in orange color). This path is slower than the way back via
the lower layer in the more advanced technology node.
Thus, it is favorable to route all packets via the preferred
path, depicted in green.
– "Go through faster layers!" If the performance gain is
large, packets can be routed via adjacent, faster layers
since the path is faster. An example is shown in Fig. 7. A
sectional drawing of a two-layered chip is depicted. The
layers are in mixed-signal and digital technology with
sf = 4. The routers R 1 and R 2 are communicating.
Usually, data is transmitted via the upper layer, which is
slower than the lower layer. Therefore, it is favorable to
route packets via the orange path.
We apply the two aforementioned paradigms to develop two
exemplary routing algorithms. The proposed models provide
relevant information on their potentials and to set parameters
of the routing algorithms. Our proposed models allow to assess
which routings are applicable and under which circumstances,
since the models are generally valid, i.e. can be applied to
8any topology and set of technology parameters (beyond the
proposed algorithms and the setting). Thus, we do not lose
generality of models, yet demonstrate their expressiveness.
B. Preliminary considerations
1) Setting: A heterogeneous 3D SoC with ` ∈ N layers
is used. Its layers are ordered by technology node, as in
the vast majority of works on 3D SoCs, e.g. [42]. The most
coarse-grained technology is at the top whilst the most fine-
grained technology is bottom-most. Reordering the layers does
not influence the models and principles and only requires
minor changes to the proposed routing algorithms; hence, this
does not lead to a loss of generality. But the order reduces
the complexity of descriptions. Our approach is applicable to
scenarios without ordered layers, with minor modifications.
Within the heterogeneous 3D SoC we implement a 3D NoC.
Each layer has a grid with mξ rows and nξ columns, wherein
ξ ∈ [`] is the layer index. Routers are disposed in rows
and columns. Neighboring routers are connected horizontally
forming a mξ-nξ-mesh topology in layers, which is the most
common NoC topology. No router has more than one link in
the same direction, e.g. we do not model long range links.
All routers, except those on the bottommost layer, have a
(bidirectional) vertical link to the adjacent router in the next
lower layer. This is possible thanks to the ordering of layers
(cf. Fig. 8). The set of routers V is also the vertex set of the
network digraph T = (V,A).2 The set of arcs A contains the
directed links between routers.
2) Addresses in the network: Locations of routers are given
by a coordinate system with its origin in the SoC’s top left
corner, as shown in Fig. 9. Routers have both a physical
location and a row and column number. The implementation
of routing algorithms must be efficient, i.e. calculating with
the physical locations is not realistic; using row, column, and
layer numbers is. Rows and columns are based on the network
digraph and not the physical locations: For example, pairs
of neighbored routers in adjacent layers do not necessarily
have the same physical x- and y- coordinate but the same
column and row number. This is shown in Fig. 8. We do not
depict this in all figures for sake of simplicity. If routers are
depicted as stacked (cf. Fig. 6), we will intend a placement
comparable to Fig. 8. We use the notation w = (wx, wy, wz)
for w ∈ W = N3, which determines row, column, and layer
of each router, which is equivalent to the address. An injective
function m : W → P converts addresses to locations of
routers. Packets with source and destination address are given
by D˜ = W ×W × L.
3) Cardinal Directions: We use the six cardinal directions
C := {north, east, south,
west,up,down} to sort the arcs as shown in Fig. 9. We define
functions which return the set of all links in one of these
2In Duato [43] the network digraph is called interconnection network.
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Fig. 8: Logical order using redistribution.
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Fig. 9: Cardinal directions in model coordinates W .
cardinal directions. These are given for all links (v, w) ∈ A:
(v, w) ∈ north(A) ⇔ vx = wx, vy > wy, vz = wz
(v, w) ∈ east(A) ⇔ vx < wx, vy = wy, vz = wz
(v, w) ∈ south(A) ⇔ vx = wx, vy < wy, vz = wz
(v, w) ∈ west(A) ⇔ vx > wx, vy = wy, vz = wz
(v, w) ∈ up(A) ⇔ vz > wz
(v, w) ∈ down(A) ⇔ vz < wz
For example, north(A) contains all links pointing north. We
further introduce functions that return neighbors of routers in
a certain cardinal direction, if a link exists.3 Routers at the
edges of the network do not have links in that direction which
is given by the value 0. We define for all f ∈ C:
f : V → V ∪ {0}
v 7→
{
w if (v, w) ∈ f(A)
0 otherwise.
C. Applying principle 1: Z+(XY)Z- - routing algorithm
We apply principle 1, "Stay in faster layers!" and design a
minimal and deterministic routing algorithm. Let p˜i = (v, w, l)
be a packet. If the packet is not transmitted within a layer, i.e.
vz 6= wz , the faster layer must be identified. Therefore, we
apply Eq. 10 to calculate the average propagation speed at
design time. This yields the following rules for transmission
of packet pi (in router with address v):
– If ω(vz) < ω(wz), XYZ routing will be applied.
– If ω(vz) > ω(wz), ZXY routing will be applied.
– If ω(vz) = ω(wz), either will be selected at design time,
depending on other network properties such as energy
consumption of routers.
3Note, that the above functions are only well defined, if no router has more
than one link to the same direction.
9slower layer
e.g. 90 nm
faster layer
e.g. 45 nm
R 1
R 2
Z+XY path
XYZ- path
ω(1) < ω(2)
Fig. 10: Z+(XY)Z- routing: transmission through the lower layer.
We call this routing algorithm Z+(XY)Z-.4 Since layers are
ordered by technology and hence by transmission speed, the
implementation extends deterministic XYZ simply by reorder-
ing if-statements. Routers will only require additional flag
storing information if faster layer is located below, above or
is indeed this actual layer. The resulting routing is illustrated
in Fig. 10.
Definition 1 (Routing function R1 for Z+(XY)Z- routing). Let
T = (V,A) be the topology digraph with the set of routers V
and the set of links A. Further, P(A) is the power set of A.
The routing function R1 : V × V → P(A) is defined as:5
(v, d) 7→

∅ for v = d
{north(v)} for vx = dx, vy > dy, vz ≥ dz
{east(v)} for vx < dx, vz ≥ dz
{south(v)} for vx = dx, vy < dy, vz ≥ dz
{west(v)} for vx > dx, vz ≥ dz
{up(v)} for vx = dx, vy = dy, vz > dz
{down(v)} for vz < dz.
D. Applying principle 2: ZXYZ - routing algorithm
We apply principle 2, "Go through faster layers!". This
requires to identify a quicker path for packets using detours.
The identification of the best path depends on the position
of source and destination, since there is an overhead when
routing to the fastest layer for vertical transmission. We
assess under which circumstances routing via an adjacent
layer is advantageous. Let p˜i = (v, w, l) be a packet with
source address v and destination address w. Let pi be the
corresponding packet after applying m to convert addresses
to locations. The transmission time under zero load in the
layer vz is ∆H(pi, vz) (Eq. 5). Let λ ∈ [`] be another layer,
through which the packet could potentially be transmitted. The
transmission time via layer λ is the transmission time for
traversing vertical links, plus time within layer λ. Applying
the model yields the condition under which routing via layer
λ has a smaller latency:
∆H(pi, ξ) > ∆
↓
V (pi, ξ, λ) + ∆H(pi, λ)
+∆↑V (pi, ξ, λ)− 2δ(λ)clk(λ)
(12)
We calculate a threshold distance φ(ξ, λ) that determines
the minimum distance in layer ξ for which rerouting via
layer λ is faster. Please note that we assume two layers in
4Minimality refers to the shortest path in the interconnection network. In
terms of hop distance the proposed routing algorithm is not minimal. It is,
however, if the links in the interconnection graph are weighted with their
speed.
5Due to the setting all routers have a downwards vertical link (except those
in the bottommost layer); thus {0} is impossible by construction (proved in
Lemma 3).
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Fig. 11: ZXYZ routing: A detour is faster for long distances.
disparate technologies which are adjacent. It is not useful
to use another than the uppermost digital layer to save ver-
tical transmission time. Nonadjacent layers in mixed signal
nodes have larger thresholds. Eq. 12, with φ := s(pi) yields(
φδ(ξ)
ρ(ξ) − ρ(ξ)− 1
)
clk(ξ) =
(
φ
ρ(λ) + 1
)
δ(λ)clk(λ), which is
transformed to:
φ(ξ, λ) =
{
(δ(ξ)clk(ξ)+δ(λ)clk(λ)+clk(ξ))ρ(ξ)ρ(λ)
δ(ξ)clk(ξ)ρ(λ)−δ(λ)clk(λ)ρ(ξ) for ξ < λ
∞ else
(13)
Note, that ∞ can be replaced by any value larger the size
of the chip. The two routing conditions are: (a) If a λ exists
with s(pi) = s((m(v),m(w), l)) > φ(vz, λ), ZXY routing
will be applied in direction of arg minλ∈[`] φ(vz, λ). (b) If
s(pi) = s((m(v),m(w), l)) ≤ φ(vz, λ) for all λ ∈ [`], XYZ
routing will be applied. There are two bottlenecks for run-time
calculation: First, online selection of the best layer by evalua-
tion of arg min is too expensive. A layer Λ must be selected
at design time. From a practical standpoint, the uppermost
digital layer is preferred because it offers high speed and low
overhead for vertical transmission.6 Second, addresses must
be converted in locations. Therefore, we convert the location
threshold distance φ into a hop distance by division through
the average router distance in the digital layers:
Φ(ξ,Λ) := dφ(ξ,Λ)/ρ(`)e (14)
It is required that φ is smaller than the outside measure-
ments of the chip so that the routing can be applied. For a
combination of a commercial 130 nm mixed signal node with
commercial 90 – 28 nm digital nodes and a 4-4 NoC in the
layer in mixed signal technology, φ is between 0.63 and 0.45
for a chip with edge length normalized to 1. Hence, packets
traveling more than 2 or 3 hops in the layer in mixed signal
node are routed via the adjacent layer.
To summarize, the routing algorithm has these conditions
for a packet p˜i = (v, w, l) in router v:
– If |vx−wx|+ |vy −wy| ≤ Φ(ξ,Λ), XYZ routing will be
applied.
– If |vx − wx| + |vy − wy| > Φ(ξ,Λ), the packet will be
routed down.
We call this routing ZXYZ. It is illustrated in Fig. 11.
Definition 2 (Routing function R2 for ZXYZ). Let T = (V,A)
be the topology digraph with the set of routers V and the set
of links A. Let Λ be a layer which is selected for rerouting at
design time. Let Φ(ξ,Λ) be a threshold for rerouting according
6Without loss of generality, we set Λ := ` in proofs.
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to Eq. 14. The routing function R2 : V ×V → P(A) is defined
as:
(v, d) 7→

∅ for v = d
{down(v)} for |vx − dx|+ |vy + d+ y|
> Φ(vz,Λ), vz ≥ dz
{down(v)} for vz < dz.
{north(v)} for vx = dx, vy > dy, vz ≥ dz,
|vy − dy| ≤ Φ(vz,Λ)
{east(v)} for vx < dx, vz ≥ dz,
|vx − dx| ≤ Φ(vz,Λ)
{south(v)} for vx = dx, vy < dy, vz ≥ dz,
|vx − dx| ≤ Φ(vz,Λ)
{west(v)} for vx > dx, vz ≥ dz,
|vx − dx| ≤ Φ(vz,Λ)
{up(v)} for vx = dx, vy = dy, vz > dz
E. Proof of validity: deadlock and livelock freedom
We prove that the routing algorithms are free of deadlocks
and livelocks. We make use of Duato’s theorem [43], accord-
ing to which a routing is deadlock-free if the routing function
is connected and the channel dependency graph is cycle free.
We also use terms and definitions from [43] without further
explanation, such as routing function, adaptive, connected,
direct dependency, and channel dependency graph. If there
is a direct dependency from a to b, we also say: »b is direct
dependent on a.« Graph related terms like path, closed walk,
or cycle are used as defined in [44].
We introduce the terms possible turn and impossible turn
according to a routing function R. These terms denote, if the
routing functions permits consecutive flow of packets in these
directions.
Definition 3. A pair of cardinal directions (f, g) ∈ C × C
is called a possible turn according to R, if there exist two
consecutive arcs, (u, v) and (v, w) ∈ A, with: (u, v) ∈ f(A),
(v, w) ∈ g(A) and there is a direct dependency from (u, v) to
(v, w). A pair of cardinal directions that is not a possible turn
is called an impossible turn according to R.
Lemma 1. If there is a cycle in the channel depen-
dency graph (CDG), then we can also find a closed walk
(v1, a1, v2, . . . , vk, ak, v1) (for k ∈ N) in the topology digraph
with
– ai+1 is direct dependent on ai for all i ∈ {1, . . . , k− 1},
– and a1 is direct dependent on ak.
Proof. Assume that there is a cycle ({a1, . . . , ak},
{(a1, a2), . . . , (ak−1, ak), (ak, a1)}) in the CDG. According
to the definition of direct dependency, the destination node of
ai in the topology digraph is also the source node of ai+1 (for
all i ∈ {1, . . . , k}, and ak+1 := a1). Let us call this node vi+1
(for all i ∈ {1, . . . , k}). Then, (vk+1, a1, v2, . . . , vk, ak, vk+1)
is a closed walk in the topology digraph.
F. Z+(XY)Z-: R1 is deadlock-free
By looking at the definition of R1, we can determine the
impossible turns and the possible turns. Here, we assume that
TABLE I: Possible turns (f, g) in R1 and R2.
g: n. e. s. w. u. d.
f :
n. 1 0 0 0 1 0
e. 1 1 1 0 1 0
s. 0 0 1 0 1 0
w. 1 0 1 1 1 0
u. 0 0 0 0 1 0
d. 1 1 1 1 0 1
the numbers of rows, columns and layers mξ, nξ and ` are
not too small. We assume mξ, nξ, ` ≥ 2 for all ξ ∈ {1, . . . , `}
as a precaution. Table I shows which turns are possible.
Lemma 2. When R1 gives a direction, then the necessary link
always exists.
Proof. Places without links in some directions are: (a) At the
outside faces of the 3D NoC cuboid links at edges of layers,
upward links from the topmost layers, and downward links
from the bottommost layer do not exist. (b) Some upward
links do not exist between layers if one layer is in another
technology than the other layer. a) By looking at the definition
of R1, one can check that every routing step brings the packet
nearer to d. Hence, the nonexistent links on the outer border
of the 3D-NoC are never taken by R1. b) Not every router
has an up-link. Every router, except those in the bottommost
layer, has a down link by premise. Downward links in a router
are upward links in the router below:. When router v has the
same x- and y-coordinates as the destination router d and v is
below d, v has an up-link. These are also the conditions for
traveling up in R1.
Lemma 3. R1 is connected.
Proof. Let s and d be any two vertices in V . R1 returns a
direction for every vertex except d (it returns ∅). The links in
the chosen direction always exist (Lemma 2). If we apply the
routing function step by step and proceed through the network
in the returned directions, we will find a route. As shown in the
proof of livelock-freedom, the route is not infinite (Theorem
3). Hence, it terminates. Termination can only happen at d,
by definition. Hence, with the routing function R1, we always
find a path from s to d.
Theorem 1. R1 is deadlock-free.
Proof. R1 is connected, because of Lemma 3. Assume, that
the CDG of T and R1 has a cycle. Lemma 1 proves that T has
a cycle where each two consecutive arcs are direct dependent.
Case 1: All vertices of the cycle are in the same layer. We
know by [45] that XY routing has a cycle free CDG due to
impossible turns. Thus, Case 1 does not occur.
Case 2: The vertices of the cycle are in at least two different
layers. Since the vertices are in different layers, there is at
least one arc, which goes up. According to table I, the only
possible direction after »up« is »up« and the cycle could never
be closed. Hence, Case 2 is also impossible.
We have shown by contradiction that the CDG is cycle-free
and apply Duato’s Theorem on R1.
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G. ZXYZ: R2 is deadlock-free
Again, we can determine the set of possible turns. It can be
seen in Table I.
Lemma 4. R2 is connected.
Proof. Let s and d be any two vertices in V . We con-
struct a path (s = v1, . . . , vk = d) with vi ∈ V
for all i ∈ [k], k ∈ N from s to d by using links
(c1 = (v1, v2) , . . . , ck−1 = (vk−1, vk)) with ci ∈ A for all
i ∈ [k − 1], which are consecutively delivered by the routing
function R2.
Case 1 (The source is above the destination sz < dz): As
in the proof of Lemma 3, the route starts with a sequence of
downs until the destination layer is reached. Now the routing
goes as explained in Case 2.
Case 2 (The source is below the destination or on the same
layer sz ≥ dz): The next links depend on the logical value of
||s− d|| ≥ Φ(sz).
Case 2.1 (||s − d|| ≥ Φ(sz)): If the condition is true, the
next link will be down. The value of ||s− d|| is the same as
||v2−d||. The value of Φ(z) is the same for all z < Λ. Hence,
layer Λ will be reached via a sequence of downs. The rest of
the path is constructed as in Case 2.2.
Case 2.2 (||s − d|| < Φ(sz)): Here, R2 is identical to R1.
Connectivity is proven in Lemma 3.
Theorem 2. R2 is deadlock-free.
Proof. The proof is analog to the proof of Theorem 1. R2 is
connected because of Lemma 4. We assume that the CDG of
T and R2 has a cycle. Then T has a cycle, in which each two
consecutive arcs are direct dependent, according to Lemma 1.
Case 1: All vertices of the cycle are in the same layer. Case
does not occur, cp. Theorem 1, Case 1.
Case 2: The vertices of the cycle are in at least two different
layers. There is at least one arc going up. According to table I,
the only possible direction after »up« is »up«. Thus, the cycle
can not be closed. Hence, case 2 is impossible.
We have shown by contradiction that the CDG is cycle-free.
We apply Duato’s Theorem on R2.
H. Livelock freedom
Palesi et al. [46] define that “livelock is a condition where
a packet keeps circulating within the network without ever
reaching its destination”. Hence the following definition.
Definition 4 (Livelock-free). A routing algorithm is livelock-
free, if every packet has no other choice, but to reach its
destination after a finite number of hops.
Remark. A routing algorithm consists of a routing function
and a selection. R1 and R2 are examples for routing functions.
If an adaptive routing function returns more than one link, the
selection chooses one. The property livelock-free belongs to
the routing algorithm. Nevertheless, we call a routing function
livelock-free if, independent of the selection, every routing
algorithm with this routing function is livelock-free.
Theorem 3. R1 and R2 are livelock-free.
Proof. Assume there were two vertices s and d with the
property that the routing R1 makes infinite steps and never
reaches d starting from s (the same arguments hold for R2).
Under this assumption, at least one cardinal direction must
be traveled infinite times. We do a case-by-case analysis in
which we assume that this applies to the different cardinal
directions. We thereby show that it works for none of them.
This contradicts the assumption that there could be a livelock.
Case 1: »up« is traveled infinite times. By the definition of
R1 (Definition 1), up is only used if vx = dx and vy = dy
and vz > dz , with v being the current vertex. Traveling up
one layer will remain vx = dx and vy = dy and results either
in vz = dz or vz > dz . The only possible direction after »up«
is »up«. Since there are only ` <∞ layers, d will be reached
after finite steps. Thus, Case 1 can not occur.
Case 2: »down« is traveled infinite times. Since up can not
be traveled infinite times (Case 1), down can not either. It is
limited by the layers count, `, plus the number of times up
could be traveled.
Case 3: »east« and »west« are traveled infinite times.
Similar to Case 2, infinite steps to west imply infinite steps to
east and vice versa. From the definition of R1, we know:
– east and west are the only directions, which affect the
x-value of v.
– A step to east is only done if vx < dx
– A step to west is only done if vx > dx
– A step to west or east is only done if vz ≥ dz .
We never step on a router with vx = dx. If we reached a
router with vx = dx, up- or down-routing would be done and
the destination would be reached. Steps to east or west are
only done in the destination layer or below. In these layers,
each row has a router at position dx. Routing from west to
east and back without using one of these routers is impossible.
Case 4: »north« and »south« are traveled infinite times.
This case is analog to Case 3.
None of the cases occur. Thus, the assumption is wrong.
R1 is livelock-free.
The same arguments hold for R2 (defined in Definition 2).
R2 is livelock-free.
Remark: The proof relies on our special setting. It requires
that for u and v with down(u) = v it holds: up(v) = u,
ux = vx, and uy = vy . It also requires the mesh topology in
layers.
VII. TACKLING THROUGHPUT VIA ROUTER
ARCHITECTURES
We have shown a fundamental limitation in heterogeneous
routing paths using standard techniques in Sec. V-B: Through-
put is limited by the slowest clock along a packet’s path, or
in other words, the chain is as strong as its weakest link. This
is not an issue for 2D or homogeneous 3D systems, since the
deviation of clocks is rather small there. In heterogeneous 3D
SoCs, in contrast, this poses a severe limitation, since clocks
potentially deviate by a large factor. This limitation, previously
unexplored, is revealed by this paper. To solve this issue in
combination with the proposed routing strategies, we propose
to use a novel router mircoarchitecture. Thereby, we assume
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an integer relation between the clock frequencies cf with a
constant phase shift. Our architecture exploits the observation
that optimized routing algorithms must minimize horizontal
transmission in slower layers. With our proposed routing
strategies, horizontal transmissions are always conducted in
the fastest layer along the path. Thus, for heterogeneous
packet-paths, packets are directly routed from local ports of
a router to the port in direction of the faster layer (down).
In the opposite direction, from downwards, packets can only
be routed to the upward port or the local port for ejection.
The architecture enables a small part of the router in the
slower layers, comprising the local and vertical ports, to
communicate multiple flits in parallel in order to provide
the same throughput between the local and the vertical ports
as faster routers from digital layers. Thereby, heterogeneous
packet-paths are traversed with the throughput the standard
router in the fastest technology provides. We refer to our new
architecture as high vertical-throughput router.
A. High vertical-throughput router design
As previously outlined, the router architecture in the slower
layers has to be modified, using parallelism, to obtain a higher
throughput between the local and the vertical ports. In the fast
layers, only the vertical links towards the slower layers need to
be modified (see below). Our new router architecture exploits
that processing elements, connected to the local ports, are able
to provide multiple parallel flits, since packet transmission is
initialized for full packets. A conventional input buffered 3D
router design, with link width of N , is modified as shown
orange, in Fig. 12. The input-buffers (see Fig. 13) of the
vertical and local ports can read up to cf flits of N bits
simultaneously. A single or cf flits are inputed to the crossbar,
which increases the bit width of the connection by factor cf .
The crossbar is also modified (see Fig. 14). Firstly, due to the
proposed routing strategies, some turns (e.g. down to north,
east, west or south) cannot occur. Secondly, the crossbar has to
be extended to route cf flits between local and vertical ports. In
paths which do not include the fastest layer, horizontal routes
via a slower layer cannot be avoided (still the fastest among
all included ones is chosen). In this scenario, routes of single
flits from the horizontal ports towards the up or local output
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Fig. 14: Modified crossbar which allows to route cf flits between the
local and the vertical ports.
ports occur. All remaining (cf − 1)N lines of the crossbar
output are zero and only one flit can be written to the local
port, or the input port of the overlying router, per cycle.
However, in the most common 3D NoC scenario with
only one slower (mixed-signal) layer located at the top, the
complexity of the proposed router architecture is reduced
drastically for two reasons. Firstly, the modified routers at the
top have no up port. This results in only tree ports, local, up
and down, requiring a high-throughput connection. Thereby,
the (cf − 1)N -bit crossbar shown in Fig. 14 is added to the
design; it has only three input and output ports. Thus, the
local input port is directly connected to the downwards output
port and vice versa, which does not incur any hardware cost.
Furthermore, only two input buffers (local and down) need to
be modified, which again reduces the hardware complexity.
Secondly, all heterogeneous packets path will include a fast
layer, thus routes of single flits from/to the downwards input
ports will not occur. This again reduces the complexity of the
input buffer as it only needs to send and/or receive cf parallel
flits and never single flits.
B. High vertical-throughput links
The vertical links must support the higher throughput of
the modified routers. cf flits are transmitted in parallel em-
ploying a large MIV array. (A large TSV array can also be
implemented in case of if non-monolithic 3D integration.) On
the way from a slower to a faster layer, data is transmitted in
parallel with the slower clock frequency via the MIV array.
The modified input buffer in the faster technology fetches the
cf flits in parallel with a rate equal to the clock speed of the
slower layer. If data are transmitted to a slower layer, the data
is first parallelized in the faster layer using a shift register.
The full content of the cfN -bit shift register is transmitted
via the wide MIV array to the slower layer, where the flits are
fetched in parallel by the modified input buffer. This is shown
in Fig. 15. The inverse path from the slower layer to the faster
layer is shown in Fig. 16. The architecture is analogous; Flits
are transmitted in parallel from the slower layer and serialized
using a shift register in the faster layer.
VIII. RESULTS
This section consists of four parts: First, we discuss the
accuracy of our models for a set of commercial mixed-
signal and digital technology nodes in Sec. VIII-A. Second,
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we show the impact of latency of our routing algorithms
for 130 nm commercial mixed-signal and 90 nm – 28 nm
commercial digital nodes in Sec. VIII-B. Third, we focus on
our router architectures by analyzing throughput improvements
in Sec. VIII-C. Forth, we conclude the co-design of routing
strategies and algorithms by considering the implementation
costs and power improvements in Sec. VIII-D. Finally, we
show the practical applicability of our proposed solution for
heterogeneous 3D interconnects by means of a 3D VSoC case
study in Sec. VIII-E using a heterogeneous combination of
30 nm mixed-signal and 15 nm digital technology nodes.
A. Model accuracy
First, we present results on the model accuracy of our
area and timing model. Second, we give simulation results
that support our claim of accurately modeling communication
under zero load.
We fit the area and timing model to the synthesis results of a
3D NoC router with two virtual channels, four flit deep buffers
per channel, credit based flow control, wormhole switching,
decentralized arbiters and deterministic XYZ-routing using
Synopsys design compiler for commercial 130 nm mixed-
signal technology and commercial 28 – 90 nm digital tech-
nology. We use both general purpose (GP) and ultra low
voltage (ULV) mixed-signal technology to exemplify potential
differences. The synthesis results are used to evaluate the
accuracy of the model fit.
The synthesis results and the fitted models for the area
scaling factor are shown in Fig. 17. Curve fitting is conducted
with Mathematica 10. The example yields a non-ideality factor
α = 3462.7 and an offset of αˆ = 29.8 for 130 nm GP
technology with a root mean square error (RMSE) of 0.1286.
ULV technology yields α = 13.2 and an offset of αˆ = 0.124
with a RMSE of 0.1414.
The synthesis results and the fitted models for the clock
scaling factor with a predicted maximum achievable clock fre-
quency of 5.0 GHz are shown in Fig. 18. (Smaller commercial
technology nodes below 28 nm are not available, thus we set
β instead of fitting it to the model.) The fitting is conducted
with Mathematica 10. The results for GP nodes are β = 32.85,
βˆ = 7.88, β˜ = 0.76, and β¯ = 1.26 with a RMSE of 0.30.
For ULV nodes, the model yields the parameters β = 77.45,
βˆ = 2.48, β˜ = 0.76 and β¯ = 2.77, with a RMSE of 0.71.
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Fig. 17: Area model accuracy using exemplary fit (orange – ULV,
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Fig. 18: Timing model accuracy using exemplary fit (predictive
maximum achievable clock frequency of 5 GHz; orange – ULV, blue
– GP).
We claimed that our models for head flit latency are accurate
under zero load by construction. To validate this, we use
simulations for the latency enhancement of packets traversing
the network for our two proposed routing strategies. These are
shown in Figs. 19 and 20. We report the latency enhancement
both from model and simulations. One can see that the results
are matching and that our models, indeed, are accurate under
zero load.
B. Latency of routing algorithms
1) Latency of Z+(XY)Z-: Packets from any node in the
mixed-signal layers to any node in the digital layers profit
from Z+(XY)Z-. We compare their latency under zero load
to conventional XYZ. As an exemplary use case, we use a
3D SoC, which consists of two layers: One in a commercial
mixed-signal technology implementing a 4x4 NoC and one in
90 nm – 28 nm commercial digital node implementing a NoC
with more nodes according to the area model (Eq. 2) on basis
of synthesis results. The achieved speedup is calculated using
both a cycle-accurate NoC simulator with 16 flit deep buffer,
wormhole routers and four VCs [47] and ∆H from Eq. 5. The
results are shown in Fig. 19 for all available hop distances in
the layer in mixed-signal technology. Simulation and model
results are identical; the model is accurate under zero load.
The latency speedup is between 1.5× and 6.5×. It is larger
if a more advanced digital node is used, which is consistent
with the expectations from Sec. V. Note that this speedup is
achieved without any implementation costs.
2) Latency of ZXYZ: Packets from any node in the mixed-
signal layers to any node in the mixed-signal layers profit from
ZXYZ. Again, we compare their latency under zero load to
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Fig. 19: Latency enhancement of Z+(XY)Z- to conventional XYZ.
conventional XYZ. As an exemplary use case, we use a the
same 3D SoC as before with two layers. The achieved speedup
is calculated using both a cycle-accurate NoC simulator with
16 flit deep buffer, wormhole routers and four VCs and ∆H
and ∆V from Eqs. 5, 7 and 8. The results are shown in Fig. 20
for all available hop distances in the layer in mixed-signal
technology. The latency speedup is between 0.54× and 1.79×.
It is noteworthy that any speedup is achieved with negligible
implementation costs.
C. Throughput of high vertical-throughput router
Using the novel high vertical-throughput router architecture,
the throughput of packets can be increased if the slower layer
is contained in the path. In fact, the throughput will be as high
as in the faster layer, if area for links and routers is expendable.
This is shown in Fig. 21. For a transition from a slower to a
faster layer (shown on left-hand side), the packet throughput
is not determined by the slower clock frequency because the
packet can be completely transmitted once it is available. For
the opposite direction (right-hand side), the throughput is also
not determined by the slower clock, since the complete packet
becomes available at the faster router.
D. Area and power of proposed router architecture and rout-
ing algorithms
We synthesize the baseline router using conventional XYZ
routing and the proposed high vertical-throughput router using
Z+(XY)Z-/ZXYZ routing in a commercial 45 nm ULV mixed-
signal technology (We only synthesize for mixed-signal since
the routers in the digital faster layer do not have a modified
crossbar). The same crossbar optimizations are applied for
both conventional and vertical-high throughput architectures.
We assume a 4×3×3 NoC with one digital layer. The flit
width is 32 b, the input buffer depth is eight, the flow-control
is credit-based and four virtual channels are only used in the
digital layer. Both architectures, the proposed high vertical-
throughput router as well as the baseline baseline, can run with
a maximum frequency of 500 MHz. Area and power results are
shown in Tab. II and elaborate as follows:
The area overhead of the proposed routing algorithms is
negligible. In fact Z+(XY)Z- routing has -1.32 % overhead
compared to conventional XYZ routing. For ZXYZ, the area
is only increased by three gate equivalents, which affects the
whole router area by less than -2.38 %. The area of the crossbar
and the input buffers depends on the clock frequency of the
digital routers. To bridge to a clock frequency of 1 GHz in the
faster layer (cf=2), the total area required for the routers is
increased by 2.1 %. If the routers in the fast layer are clocked
at 2 GHz (cf=4), the total area increases by 10.6 %.
Dynamic power savings are possible. We simulated the
aforementioned NoC with 1M clock cycles, injecting uniform
random traffic at 4 % injection rate. The digital layers is
implemented in 15 nm digital technology and the mixed signal
layer in 45 nm ULV node. For a clock difference of cf = 2,
the proposed routing algorithms saved 41.1 % dynamic power
in comparison to conventional XYZ-routing; For a clock
difference of cf = 4, the proposed routing algorithms saved
30.3 % dynamic power.
E. Case Study
We analyze our approach for a 3D VSoC based on [4]
with four layers as shown in Figure 22: The first layer is
a sensing die, implementing a 180 nm CIS (CMOS Imaging
Sensor). The second layer implements nine analog digital
converters (ADCs) and three analog accelerators [17] in 90 nm
mixed-signal node. The third layer implements 6 processors
and 6 SIMD (single instruction multiple data) acceleration
units in 15 nm digital node. In the fourth layer there are 12
processor cores in 30 nm digital node. The first and second
layer are connected via point-to-point links. The second, third
and fourth layer are connected via a 3D NoC with 32 b wide
links, 8 flit deep buffers and 4 VCs. Packets are 32 flits long
with one flit header. Routers in the digital layer are clocked
at 1 GHz and in the mixed-signal layer at 0.5 GHz.
The 3D VSoC implements an image processing pipeline
for face recognition. The image sensor records at 720p. The
ADCs send the digital raw image to the processors in the third
layer, which apply Bayer filter. Then, the SIMD units reduce
the resolution by a factor of 4 to increase feature extraction
speed. The result is transmitted to the analog accelerators
in the second layer, which extract features using Viola-Jones
algorithm [48]. The resulting region of interest is transmitted
to the fourth layer, in which the processors execute Shi and
Tomasi algorithm [49] to find features to track and Kande-
Lucas-Tomasi algorithm [50] tracks them. Work is split up
equally among the available resources in each step.
We simulate the VSoC’s NoC using the described applica-
tion traffic. Thereby, we compare Z+(XY)Z- and ZXYZ with
conventional XYZ routing. We simulate 3M clock cycles in the
digital layers and 1.5M in the mixed-signal layer. We measure
the average flit latency as 145.91 ns for conventional routing
and as 64.46 ns for the proposed routing. This equates to a
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Fig. 21: Throughput of high-vertical-throughput router architecture.
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Fig. 22: 3D VSoC case study based on [4].
speedup of 2.26×. Using the models, we calculate a theoretical
speedup of 2.28× under zero load. Average delay for whole
packets is reduced from 229.23 ns to 123.07 ns, which is a
speedup of 1.86×.
IX. DISCUSSION
First, we discuss the model accuracy as those are the basis
for the subsequent evaluation of the routing algorithms. The
aim of the models is to estimate the impact of heterogeneity
on NoCs. Figs. 17 and 18 demonstrate a very good fit of
the models for available nodes to academia. The area model
has small RSMEs, which is a result of the model’s physical
foundation. It was not beneficial to add a linear term to
this model; this increases the RMSEs. The timing model
is empirical and thus the fit is overall less accurate than
the area model fit, shown by higher RMSEs. The model
converges to the target maximum clock frequency, as desired.
If more modern technology nodes were available, either a
better model with a physical foundation could be found or
the fit of our model could be improved. Nonetheless, the
model serves its purpose here: both the timing and the area
model provide sufficient accuracy to assess the influence of
heterogeneous integration on routing, as we further quantify.
Therefore, we apply the fitted data to calculate the propagation
speed ω for a predictive technology. This is shown in Fig. 5.
Comparing predictive technology calculated with the models
to the synthesis results for 130 nm commercial mixed-signal
and 90 nm – 28 nm commercial digital technologies yields
an accuracy of between 1.4 % and 7.8 %. This supports that
the proposed models are valid. We also propose models for
latency and throughput. That they are accurate is given by
construction and validated using simulations. The results are
shown in Figs. 19 and 20. The results for latency will be
identical, regardless if obtained from simulations or from the
proposed model. Therefore, the communication models are
precise under zero load. There is no need to model the behavior
under load for the purpose of this paper. Of course, the models
will not be valid if further traffic is injected and the assumption
of zero load is violated. However, our model can also be
extended to cover dynamic effects by applying a queueing
model [25]. This is not required here because the unique
effects of heterogeneity have already been revealed under zero
load. Load is applied in our case study and our routing show
a latency enhancement, as well. In fact, we see a speedup of
2.26× in simulations under load, while our models predict a
speed-up of 2.28×. This shows that our models are accurate
enough to find useful routing algorithms under real conditions,
even though they only account for zero load within our case
study. Thus, by means of our model, we are able to conduct
powerful routing strategies and architectures for heterogeneous
3D interconnect.
Second, the exemplary implementations of routing algo-
rithms and router architectures are evaluated. The aim of
the implementations is to mitigate the negative effects of
heterogeneity (worse latency and throughput), with as few
area costs as possible. The largest limitations of heterogeneity
emerge if the difference between mixed-signal and purely
digital technology are large; therefore we focus on a chip
using 130 nm commercial mixed-signal technology and 28 nm
commercial digital technology. The results can also be applied
to any other combination of technologies with similar relative
technology scaling factor Ξ. The proposed routing algorithms
Z+(XY)Z- and ZXYZ provide up to 6.5× latency reductions
for packets from routers in the mixed-signal nodes to routers in
the digital layer and up to 1.79× latency reductions for packets
within the layer in the mixed-signal node in comparison to
dimension order routing. This is shown in Figs. 19 and 20.
For ZXYZ, there is a performance penalty for distances below
Φ (Eq. 14) of up to 45%, as expected (see Fig. 20, left-
hand side). The threshold distance shrinks for more advanced
technology nodes, which is also expected. The conventional
XYZ outperforms ZXYZ for low technology differences for
all distances.
We compare the router for a practical scenario with a clock
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TABLE II: PPA comparison of proposed routing algorithms and high-
throughput routers to conventional router.
Performance Area Power
throughput average latency total area dynamic power
increase speedup of flits increase savings
2× 2.26× 2.1 % 41.4 %
difference of 2 between layers in different nodes to show
advantages of our approach. The results are summarized in
Tab. II. For a real-world based benchmark, we simulate a face
recognition image processing pipeline on a 3D VSoC based
on [4] with 45 nm mixed-signal technology and 15 nm digital
technology. The proposed vertical high-throughput router of-
fers 2.26× better latency and an increased throughput of up
to 2×, in simulations, at 2.1 % area increase comparing to
a standard router for conventional XYZ routing. If a larger
throughput increase is desired, additional area costs must
be expended. While the area is increased, dynamic power
is saved: We showed 41.4 % dynamic power in simulations.
The performance speedups and power savings demonstrates
the impressive benefit of the proposed approach for typical
applications of heterogeneous 3D SoCs.
To summarize, Z+(XY)Z- and ZXYZ, in combination with
the novel router architectures, have small area overhead and
better performance than state-of-the-art both in theoretical and
practical evaluations. Therefore, limitations of heterogeneity
on routing in 3D NoCs are mitigated. Only by an integrated
design of routing strategies and architectures, we are able to
design an efficient and powerful heterogeneous 3D intercon-
nect.
X. CONCLUSION
Heterogeneous 3D SoCs need to combine disparate tech-
nologies, e.g. mixed-signal and purely digital technologies;
However, the impact of heterogeneity on interconnection net-
works was previously not considered. We show that varying
throughput and latency of NoCs in layers in disparate tech-
nologies drastically degrades network performance. To prove
this, models for area and timing of routers, and for latency
and throughput under zero load have been proposed. The
models are well-founded and express the relevant effects of
heterogeneity on routing; the model accuracy is high and
shows an error of 1.4 %-7.8 % for an exemplary technol-
ogy scenario. Based on the model’s findings, we develop
principles for routing in heterogeneous 3D SoCs. We show
their practical applicability by proposing two new exemplary
routing algorithms. These reduce the network latency for
packets between nodes in mixed-signal and purely digital
technologies and between nodes in a mixed-signal layer by
utilization of faster transmission speeds in digital layers.
For an exemplary SoC, with layers in commercial 28 nm
digital and commercial 130 nm mixed-signal technology, we
achieve a latency reduction of up to 6.5× at negligible area
overhead in comparison to conventional dimension ordered
routing. We further propose a novel vertical high-throughput
router architecture and a vertical link design to overcome the
throughput limitations, which increase throughput by up to
2× at 6% reduced router area costs for the same exemplary
set of technologies. Within simulation of a case study for
a 3D VSoC using 30 nm mixed-signal and 15 nm digital
technologies implementing a face recognition algorithm, we
could validate our theoretical findings with a speedup of 1.86×
to 2.26× for average latency and 2× for throughput. We
also showed 41.4 % reduced dynamic power in simulations
using uniform random traffic. Summing up, the proposed co-
design of routing algorithms and router architectures mitigate
limitations of NoCs in heterogeneous 3D SoC. It allows much
better performance and dynamic power consumption at small
to negligible area overhead.
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